User login

Testing for floating gates defects in CMOS circuits

Publication Type:

Conference Paper

Source:

Proceedings Seventh Asian Test Symposium (ATS'98) (Cat. No.98TB100259), IEEE Comput. Soc, Singapore, p.228-36 (1998)

URL:

http://dx.doi.org/10.1109/ATS.1998.741618

Keywords:

Boolean functions; CMOS logic circuits; delays; fault diagnosis; logic testing

Abstract:

This paper studies the detectability of MOS floating gate transistor faults considering classical static voltage, dynamic voltage and static current strategies. The behavior of the defect depends on two classes of parameters: the predictable and unpredictable parameters. A floating gate fault can induce abnormal logic values, additional delays, or increased power supply current. Consequently, classical test strategies can only detect floating gate faults for a given range of the unpredictable parameter. Here, a new test scheme is proposed, which allows a considerable current to flow in the stable state making the circuit with a floating gate IDDQ testable. It is shown that a combination of voltage and current testing can ensure 100\% detection of the floating gate defects, i.e., regardless of the unpredictable parameters. Analysis with increasing initial charge on the floating gate transistor shows how the detectability intervals become smaller for the voltage testing strategies and increase for the static current strategy