User login

A scalable communication-centric SoC interconnect architecture

Publication Type:

Conference Paper

Source:

Proceedings. 5th International Symposium on Quality Electronic Design, IEEE Comput. Soc, San Jose, CA, USA, p.343-8 (2004)

URL:

http://dx.doi.org/10.1109/ISQED.2004.1283698

Keywords:

delays; integrated circuit interconnections; integrated circuit layout; network routing; system-on-chip; timing

Abstract:

System on Chip (SoC) design in the forthcoming billion-transistor era will involve the integration of numerous heterogeneous semiconductor intellectual property (IP) blocks. Some of the main problems in the ultra deep submicron technologies arise from nonscalable global wire delays, failure to achieve global synchronization and difficulties associated with nonscalable bus-based functional interconnect. These problems can be dealt with by using a structured interconnect template to design future SoCs. Recently, we introduced the butterfly fat-tree as an overall interconnect architecture, where IPs reside at the leaves of the tree and switches at its vertices. Here, we analyze this architecture with a particular focus on achieving overall timing closure. The only global wires in this routing architecture are the inter-switch wires and the delays in these global wires can be predicted at the initial stages of design cycle. Our analysis shows that the inter-switch wire delay in the networked SoC can be always designed to fit within one clock cycle, regardless of the system size. We contrast the analysis for our network with that of a bus-based architecture. For the latter, we illustrate how the interconnect delay and system size are interrelated, thereby limiting the number of IP blocks that can be connected by a bus