%0 Conference Paper %B Records of the 2003 IEEE International Workshop on Memory Technology, Design and Testing %D 2003 %T Reducing test time of embedded SRAMs %A Wang, Baosheng %A Yang, Josh %A Ivanov, A %C San Jose, CA, USA %I IEEE %K embedded systems,failure analysis,redundancy,SRAM chips,timing %P 47-52 %U http://dx.doi.org/10.1109/MTDT.2003.1222360 %X Compared with traditional functional fault models, fault model obtained from an Inductive Fault Analysis (IFA) test flow can provide an attractive basis for obtaining a good estimate of the overall test quality in terms of defect level and yield. However, the associated surging test time due to increased SRAM capacity is becoming a major challenge when testing either standalone or embedded SRAMs. This paper refines the functional fault models translated from defect simulations for embedded SRAMs with IFA proposed and described. Reconsidering the defect causes of the functional faults allows us to simplify the functional fault model FFM2 and formulate the test time required for detecting Data Retention Faults. We combine this simplification with the consideration of specific memory redundancy elements to develop a new March 6N Test algorithm. Simulation results reveal that our proposed fault modeling and test generation algorithm can reduce total test time to one half or less of that required by the methodology, while maintaining the same defect and fault coverage %9 inproceedings