@article { 2836241, title = {Design procedures for differential cascode voltage switch circuits}, journal = {IEEE J. Solid-State Circuits (USA)}, volume = {SC-21}, number = {6}, year = {1986}, note = {CMOS IC;ILC;differential cascode voltage switch circuits;trees;random logic functions;Karnaugh mapping;tabular method;Quine-McCluskey approach;DCVS circuits;}, pages = {1082 - 7}, type = {article}, abstract = {Differential cascode voltage switch (DCVS) logic is a CMOS circuit technique which has potential advantages over conventional NAND/NOR logic in terms of circuit delay, layout density, power dissipation, and logic flexibility. Two procedures are presented for constructing DCVS trees to perform random logic functions. The first procedure uses a Karnaugh mapping technique and is a very powerful pictorial method for hand-processing designs involving up to six variables. The second procedure is a tabular method based on the Quine-McCluskey approach and is suitable for functions with more than six variables. Both of these procedures are considerably easier to implement than a recently proposed algebraic technique which relies upon decomposition and factorization of Boolean expressions. Several DCVS circuits that have been synthesized by the Karnaugh map (K-map) and tabular procedures are presented}, keywords = {CMOS integrated circuits;integrated logic circuits;logic design;}, author = { Chu, K.M. and Pulfrey, D.L.} }