"A DDJ calibration methodology for high-speed test and measurement equipments", 2005 IEEE International Test Conference (IEEE Cat. No.05CH37661C), Austin, TX, USA, IEEE, pp. 10 pp., 2006 .
"Crosstalk bounded uncorrelated jitter (BUJ) for high-speed interconnects", IEEE Trans. Instrum. Meas. (USA), vol. 54, pp. 1800-10, oct.
"A realistic timing test model and its applications in high-speed interconnect devices", J. Electron. Test., Theory Appl. (Netherlands), vol. 21, pp. 621-30, dec.
"Jitter models for the design and test of Gbps-speed serial interconnects", IEEE Des. Test Comput. (USA), vol. 21, pp. 302-13, jul.
"Jitter models and measurement methods for high-speed serial interconnects", Proceedings. International Test Conference 2004 (IEEE Cat. No.04CH37586), Charlotte, NC, USA, IEEE, pp. 1295-302, 2004 .